Sentinel Software

Negative Bias Temperature Instability (NBTI)
Electronic Prognostic Unit (EPU)™

Negative Bias Temperature Instability (NBTI) is an effect that causes a gradual shift in transistor threshold voltage (VT). It manifests as an absolute drain current IDsat decrease, transconductance gm decrease, and absolute threshold voltage (VT) increase. NBTI is primarily observed in p-channel MOSFETs when the gate-to-source voltage is negative.

NBTI is caused by charged defect densities in the gate oxide interface region. The VT shift is dependent on voltage stress on the gate terminal, temperature, and the duty cycle of the stressing voltage. Typical stress levels required to induce NBTI are temperatures in the 100-250 ºC range and electric field conditions across the oxide region higher than 6 MV/cm.

Download a datasheet. [PDF]

NBTI Layout

Fabless Semiconductor
Design House?

Was it a design problem or a process/foundry problem?

Ridgetop's PDKChek© die-level test structure provides independent verification of foundry-supplied parameters.

Process-aware designs?

Ridgetop's PDKChek provides in-situ measurements to correct for parametric variations in the die, improving production yields and major savings!

Ridgetop's e-Newsletter

Free Email Subscription
Enter your email address:
Enter the 5-digit code displayed:
Free email subscription widget

Customer Service

Reach our staff from 8:00AM to 5:00PM (MST).

1-520-742-3300

Copyright ©2009 Ridgetop Group Inc. All rights reserved.

Privacy Policy | Terms of Use