Ridgetop NBTI EPU

Negative Bias Temperature Instability Electronic Prognostic Unit

Download a NBTI datasheet

Negative bias temperature instability (NBTI) is an effect that causes a gradual shift in transistor threshold voltage (VT). It manifests as an absolute drain current IDsat decrease, transconductance gm decrease, and absolute VT increase. NBTI is primarily observed in p-channel MOSFETs when the gate-to-source voltage is negative.

NBTI is caused by charged defect densities in the gate oxide interface region. The VT shift is dependent on voltage stress on the gate terminal, temperature, and the duty cycle of the stressing voltage. Typical stress levels required to induce NBTI are temperatures in the 100-250 ÂșC range and electric field conditions across the oxide region higher than 6 MV/cm.

NBTI Layout

Why do you need Ridgetop die-level test structures?

We provide in-situ measurement solutions for IC applications. When you can monitor key parameter variation and performance degradation, you can take corrective or preventive action much faster and more easily.

Fabless Semiconductor
Design House

Was it a design problem or a process/foundry problem?

Ridgetop’s PDKChek® die-level test structure provides independent verification of foundry-supplied parameters.

Process-aware designs

Ridgetop’s PDKChek provides in-situ measurements to correct for parametric variations in the die, improving production yields and major savings!

Customer Service

Reach our staff from 8:00AM to 5:00PM (MST).

520-742-3300 (p)
520-544-3180 (f)




Video

Watch our company intro

Video

Watch a demonstration of RingDown technology