



Ridgetop Group Inc
ENGINEERING INNOVATION

IC Process Characterization with ProChek™, a Compact Benchtop System

By
Esko Mikkola, Ph.D.
May 30, 2012

Contents

- Brief History of ICs
- Trends in Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
 - Structure and Specs
 - Test Coupon IP
 - GUI
 - Benchtop Tester
 - Targeted Fabrication Processes and Test Results
- Summary



History of Integrated Circuits

First transistor, 1947




Size: 10 cm

Speed: Slow

Circuit Density: 0.0001
devices per 1 mm²

History of Integrated Circuits

Transistor, 2012



Size: 14 nm


Speed: >500 GHz

Circuit Density: 50,000,000
devices per 1 mm²

500,000,000,000X
improvement in
circuit density in 65
years!


History of Integrated Circuits

Size comparison, 35 nm MOSFET shown



History of Integrated Circuits

First “super computer,” 1947
(ENIAC, “the Giant Brain”)




Size: 1800 square feet
Performance: 5,000 FLOPS
Power: 150 kW
Reliability: >10 years

“Where a calculator on the ENIAC is equipped with 18,000 vacuum tubes and weighs 30 tons, computers of the future may have only 1,000 vacuum tubes and perhaps weigh 1½ tons.” – *Popular Mechanics*, March 1949.



History of Integrated Circuits

Microprocessor 2012



Size: 200 mm²

Performance: 1,000,000,000,000
FLOPS

Power: 100 W


Reliability: 10 years?

300,000,000,000X
improvement in
wattage/FLOP in 65
years!


How about reliability?

Trends in IC Reliability

IC lifetime is becoming a serious concern




Trends in IC Reliability



28 nm CMOS ring oscillator frequency degrades 5.5% within a year in normal operation conditions

Source: Synopsys

Trends in IC Reliability: Reliability and Process Mismatch



Time-zero parameter spread due to process mismatch shifts during the operational life due to degradation. Both process mismatch and degradation effects are worse in the smallest-geometry processes.

Source: "Low-Power Variation-Tolerant Design in Nanometer Silicon" By Swarup Bhunia

Cost of Reliability Problems

B-2 bomber crash in Guam
Feb 2008.

- \$1.4B loss

Moisture in the transducers during calibration distorted the information in the air data system.

This caused the flight control computers to calculate inaccurate airspeed and negative angle of attack upon takeoff.



<http://telstarlogistics.typepad.com/telstarlogistics/2008/08/photos-and-vide.html>

Cost of Reliability Problems



SANTA CLARA, Calif., Jan. 31, 2011 – As part of ongoing quality assurance, Intel Corporation has discovered a design issue in a recently released support chip, the Intel® 6 Series, code-named Cougar Point, and has implemented a silicon fix. In some cases, the Serial-ATA (SATA) ports within the chipsets may degrade over time, potentially impacting the performance or functionality of SATA-linked devices such as hard disk drives and DVD-drives. The chipset is utilized in PCs with Intel's latest Second Generation Intel Core processors, code-named Sandy Bridge. ... Intel expects this issue to reduce revenue by approximately **\$300 million** as the company discontinues production of the current version of the chipset and begins manufacturing the new version. Full-year revenue is not expected to be materially affected by the issue. Total cost to repair and replace affected materials and systems in the market is estimated to be **\$700 million**.

Source: Intel Newsroom

Degradation Effects, Overview

Failure Mode	Physics	System Effect
NBTI (PMOS), PBTI (NMOS)	<ul style="list-style-type: none"> ▪ Negative V_T shift for PMOS, positive for NMOS ▪ Lower leakage and I_{ON}, slower speed 	<ul style="list-style-type: none"> ▪ Timing faults in processors other digital circuits ▪ Resettable – but increasing severity over time
TDDB	<ul style="list-style-type: none"> ▪ Soft breakdown: <ul style="list-style-type: none"> ▪ Slower speed ▪ Weakened gate oxide ▪ Increased leakage current 	<ul style="list-style-type: none"> ▪ Increased ESD vulnerability ▪ Non-resettable timing faults
	<ul style="list-style-type: none"> ▪ Hard breakdown 	<ul style="list-style-type: none"> ▪ Catastrophic short
Hot Carrier (NMOS)	<ul style="list-style-type: none"> ▪ Positive V_T shift ▪ Change in sub-threshold swing (transistor won't turn OFF) 	<ul style="list-style-type: none"> ▪ Increased Off-state power ▪ Increased current draw ▪ Decreased data retention time in DRAM
Metal Migration	<ul style="list-style-type: none"> ▪ Higher resistance in Via connections ▪ Open circuits 	<ul style="list-style-type: none"> ▪ Catastrophic open

Via/metallization Failure Mechanisms: Electromigration and Stress Migration


45 nm Interconnects

Loose pitch + thick metal on upper layers

- High speed global wires
- Low resistance power grid

Tight pitch on lower layers

- Maximum density for local interconnects



Pitch (nm)

M8 810

M7 560

M6 360

M5 280

M4 240

M3 160

M2 160

M1 160


Modern CMOS processes have several metallization layers (up to a dozen).

Hierarchical interconnect pitches




Degradation Mechanisms: Electromigration

Electromigration Associated with Vias



Source: IRPS 2011 Tutorials

Electromigration (Temperature Dependency)





Reported data from fast Wafer Level Reliability (fWLR) tests shows that every 50 °C increase in the stress temperature will reduce the electromigration testing time by one order of magnitude.

Source: Ki-Don Lee, et al., "VIA PROCESSING EFFECTS ON ELECTROMIGRATION IN 65 NM TECHNOLOGY", 44th Annual International Reliability Physics Symposium, San Jose, 2006.

Stress Migration (Al Metallization)

Stress-Migration/Voiding-Rate in Al Metallization

McPherson & Dunn SM Model *



$$\text{Creep(Voiding)Rate} = B_o (T_o - T)^n \exp\left[-\frac{Q}{K_B T}\right]$$



* J. McPherson and C. Dunn, "Model for Stress-Induced Metal Voiding in Al-Metallization", J. Vacuum Sci. & Technology B, 1321 (1987).

Conclusion: Peak occurs in the SM Rate for Al from 150-175°C.

Source: IRPS 2011 Tutorials

Stress Migration (Cu Metallization)

Stress-Migration/Voiding-Rate in Cu



[TI: E. Ogawa and J. McPherson, IEEE-IRPS, 312(2003)]

$$\text{Creep(Voiding)Rate} = B_o (T_o - T)^n \exp\left[-\frac{Q}{K_B T}\right]$$

Conclusion: Peak occurs in the SM Rate for Cu from 175-200°C.

Source: IRPS 2011 Tutorials


Time-Dependent Dielectric Breakdown (TDDB)



Short caused by TDDB is seen in this thermal camera image.




TDDDB (Types of Breakdown)

Thickness-Dependent Features of TDDDB



Source: IRPS 2011 Tutorials


TDDB (Types of Breakdown)



Criteria between TDDB types are not well-defined.

Source: IRPS 2011 Tutorials

TDDDB (DC stress vs. AC stress)



DC and AC stresses may cause completely different results => Need to characterize both stress modes.


Source: IRPS 2011 Tutorials

Hot Carrier Degradation

Hot Carrier – Physics of Failure


Drain Avalanche Hot-Carrier Injection

- Impact ionization
 - Energetic electrons excite other e-'s from VB to CB
 - Holes created at VB
- Holes are attracted toward:
 - Substrate contact
 - Gate oxide (low V_{GS})
- Electrons go toward:
 - Drain contact
 - Gate oxide (mid and high V_{GS})



Hot Carrier Degradation


Hot-carrier induced effects



- ① Parallel shift of I-V curve due to oxide trapped charge $N_{ot} \Rightarrow$ Increase in V_T
- ② Stretch-out of I-V curve due to interface states $N_{it} \Rightarrow$ Decrease in 's'
- ③ Decrease in transconductance due to mobility degradation \Rightarrow Decrease in I_{Dsat}

Hot Carrier Degradation

HCI Impact on NMOS Device Parameter



Note: Time-To-Failure should be based on the critical device-parameter of interest

Source: IRPS 2011 Tutorials

Hot Carrier Degradation

Fabs do not give enough reliability test data to designers and reliability engineers

Qual Items	DUT	Structures	Sample size	Stress Conditions	Failure Criteria	Specifications	Result
Gate oxide VBD	1.2V Core	Area = 5e2 ~ 2.4e3 μm^2	>=3 wafer/lot; 3 lots; 25,560	Voltage ramp 3.3V/s (inversion mode)	Ig leak > 40uA @ 1V	Do <= 5/cm ² @ VBD <= 1.2V Do <= 1/cm ² @ 1.2V < VBD < 2.9V	Pass
	2.5V I/O	Area = 4.8e3 ~ 1e6 μm^2		Voltage ramp 6.27V/s (accumulation mode)	Ig leak > 15uA @ 1.5V	Do <= 5/cm ² @ VBD <= 2.5V Do <= 1/cm ² @ 2.5V < VBD < 5.0V	Pass
	2.5V I/O over drive			Voltage ramp 6.27V/s (accumulation mode)	Ig leak > 15uA @ 1.5V	Do <= 5/cm ² @ VBD <= 3.3V Do <= 1/cm ² @ 3.3V < VBD < 7.2V	Pass
Gate oxide TDDb	1.2V Core	Area ~ 1e7 μm^2 (W/L=1/0.06)	>= 50/stress/lot; 3 lots	3-5 stress voltage @ 125C & field ~ 8-12MV/cm	1st soft breakdown	TTF @0.1% cum failure rate > 10yr for 0.1cm ² @ 125C & 1.2V+10%	Pass
	2.5V I/O	Area ~1e6 μm^2 (W/L=4/4.8 x 2000)		3-5 stress voltage @ 125C & field ~ 8-12MV/cm	Hard breakdown	TTF @0.1% cum failure rate > 10yr for 0.01cm ² @ 125C & 2.5V+10%	Pass
	2.5V I/O over drive	3-5 stress voltage @ 125C & field ~ 8-12MV/cm		Hard breakdown	TTF @0.1% cum failure rate > 10yr for 0.01cm ² @ 125C & 3.3V+10%	Pass	
PID	1.2V Core	W/L=5/0.2	>= 4 wafer/lot; 3 lots	Ig @Vg=1.4Vcc inversion	Ig tailing	Ig tailing < 5%	Pass
	2.5V I/O	W/L=2.63/0.38		Ig @Vg=1.8Vcc (2.6Vcc) for NMOS (PMOS)			
HCI	1.2V Core	W/L=1/0.06	24/pattern/lot; 3 lots	1.2V (Vds=Vgs=1.7V, 1.8V, 1.9V, 2.0V) TTF vs 1/Vds	Idsat change > %	DC lifetime > 0.2 yr	Pass
	2.5V I/O	W/L=10/0.28	15/pattern/lot; 3 lots	2.5V (Vds=3.3V, 3.5V, 3.7V, Vgs@Isb(max)) TTF vs Isb ^{cm}		AC lifetime > 10 yr	Pass
	2.5V I/O over drive	W/L=10/0.5 (N), 10/0.4 (P)		2.5V (Vds=4.1V, 4.3V, 4.5V, Vgs@Isb(max)) TTF vs Isb ^{cm}		0.1% cum failure @25C, Vds=10% (Core P @125C)	Pass
NBTI	1.2V Core	W/L=1/0.06	>= 20/lot; 3 lots	Vg: 6-9 MV/cm @ 125C; Vs=Vd=Vb=grounded	Idsat degrade > 10%	TTF 0.1% cum failure @125C, Vcc+10% >5 yr	Pass
	2.5V I/O	W/L=10/0.28					
	2.5V I/O over drive	W/L=10/0.4					
EM	M1 + contact	W/S=0.09/0.09 (1800 A)	> 20/pattern/lot; 3 lots	Jstess=1-5MA/cm ² @ 300C	dR >10% Ro	TTF 0.1% cum failure @110C > 100k hr	Pass
	Mx + Vx	W/S=0.10/0.10 (2200 A)		Jstess=1-5MA/cm ² @ 350C			
	My + Vy	W/S=0.20/0.20 (5000 A)		Jstess=1-5MA/cm ² @ 250C			
	Al-Cu RDL	W/S=3/2 (14.5K A)		Jstess=1-5MA/cm ² @ 250C			
SM	Vias chain	metal-via overlap from min to 0.7	>130/lot; 3 lots	500 hr bake @175C	dR >10% Ro	No failure allowed	Pass
IMD Low-K TDDb	M1, V1, M2 combs	M1 & M2 W/S=Min/Min V1 W/S=0.10/0.13	>30 /pattern/lot; 3 lots	2.5-4.0 MA/cm @ 125C	I(TBD) = 100 x I(T=0)	TTF 0.1% cum failure @125C & 3.6V > 10 yr	Pass


DC lifetime for Hot Carrier >0.2 yr, AC lifetime >10 yr in a 65 nm CMOS process

http://www.siliconbluetech.com/media/downloads/SBT_65LP_Process_Qual_v0.1.pdf

NBTI and PBTI

Negative-Bias Temperature Instability (NBTI)

P-MOSFET ISSUE





During normal P-MOS operation, interfacial Si-H bonds can become broken. Negative gate voltage serves to produce more holes at the Si surface. Hole absorption by the Si-H bond can serve to free the hydrogen which can then can diffuse away from the Si-O interface resulting in interface-state generation and a V_{th} shift. Si-H bonds are more easily broken at higher temperatures.


Source: IRPS 2011 Tutorials

NBTI and PBTI (High-K Gate)

PBTI is an issue in the modern “High K + Metal Gate” technologies




NBTI and PBTI (High-K Gate)



NBTI/PBTI-induced V_t drifts vs. stressed time for 32 nm poly-gate and high-k metal-gate devices.

Source: Shyh-Chyi Yang, et. AI TIMING CONTROL DEGRADATION AND NBTI/PBTI TOLERANT DESIGN FOR WRITE-REPLICA CIRCUIT IN NANOSCALE CMOS SRAM, VLSI-DAT '09.



NBTI and PBTI (Relaxation)



Example of PBTI
Relaxation => Fast
measurement is required.


NBTI and PBTI (DC vs. AC stress)

Impact of Stress Mode on PBTI Relaxation



Source: IRPS 2011 MG HK Tutorial

Our Customers' Problems



Customer 1:
“Foundries do not give us
enough reliability test
data”




Customer 2:
“We can test only three
DUTs in parallel and the
test lasts a full month”

Overview of the Existing Problem


- Small-geometry fabrication processes are very complex
- Reliability concerns for demanding applications include:
 - Bias Temperature Instabilities
 - Dielectric Breakdown
 - Hot Carrier Effects
 - Electromigration
 - Stress Migration
 - Process Mismatch Effects
 - Lot-to-lot Variation
- For space and radiation-sensitive applications there are also:
 - Single-event radiation effects
 - Total dose radiation effects
- Current techniques are not:
 - Comprehensive enough
 - Accurate enough
 - Fast enough

Solution: ProChek (*Process Checker*)



What is ProChek?

ProChek is an innovative low-cost technique to very rapidly characterize the intrinsic reliability of deep submicron nanotechnology CMOS processes (bulk CMOS, SOI and SiGe)



Characteristics of ProChek

- Targets bulk CMOS, SOI, SiGe reliability concerns
 - NBTI / PBTI, TDDDB, HC, EM, SM, TID
- Test Coupon
 - As little as 1 * 1 mm chip area
 - MPW for lower cost
 - 32 – 1024 devices can be tested in parallel for maximum throughput
 - On-chip per transistor heaters to 325 °C, greatly reducing test time
 - Synthesizable (except for on-chip heaters) to speed deployment
- Benchtop Tester
 - Fully programmable test conditions cover DC and AC stress cases
 - Portable and compact
 - ATE not needed
- Host Controller
 - Easy-to-use software GUI
 - Rich suite of built-in reliability test templates
 - Data processing capabilities

Structure of ProChek


- Test Type
- Test Bias
- Test Duration
- Result Collection
- Result Processing

HOST CONTROLLER + GUI

BENCHTOP TESTER




USB 2.0



Packaged chip on Test Card

TEST COUPON


Transistor DUTs




V_S (0 – 5V, 0 – 1 MHz)

V_M (0 – 5V, 100 pA)

Test Coupon Chip




The Test Coupon is a packaged chip that contains arrays of DUTs that are addressed from serial package pins and stressed and measured with the high-resolution Benchtop Tester.




Test Coupon Chip: Local Heating Structures



Local poly-silicon heaters capable of 325 °C will reduce EM, SM and BTI test time and cost






EM-induced void



With robust on-chip circuitry and local heaters, ProChek provides as high acceleration factor for package level reliability testing (PLR) on parallel DUTs as currently done for single DUTs in fast Wafer Level Reliability Testing (fWLR).

Thermal Simulation Results



Two heated DUT arrays are shown on a 2 mm² (packaged) chip

Device-level zoom-in

Temperature scale varies from 322 to 22 °C

According to 3D thermal simulations, the localized DUT arrays heat up to 325 °C in 75 milliseconds and consume 16 mW of power per DUT during the test. The temperature drops rapidly on the chip, so the non-stressed structures will not undergo any damage.

ProChek GUI

Measurement templates include:

- QBD
- TDDDB
- HCI / V_T Shift
- HCI / Fast Sweep
- HCI / Slow sweep
- PBTI / V_T Shift
- PBTI / Fast Sweep
- PBTI / Slow Sweep
- NBTI / V_T Shift
- NBTI / Fast Sweep
- NBTI / Slow Sweep
- TID
- Via (Electromigration, Stress Migration)

The screenshot displays the ProChek Test Configurator interface for an NBTI / Fast sweep test. The main title bar reads "ProChek Test Configurator" and the subtitle bar indicates the test type: "NBTI / Fast sweep: $I_s=f(V_g)$ & $V_s=f(V_g)$ ".

Pre-Test Heating/Cooling Settings:

	Time [s]	Heating Power [%]	Cooling Power [%]
Stress Phase 1	0.0	0.0	0.0
Stress Phase 2	0.0	0.0	0.0
Stress Phase 3	0.0	n.a.	n.a.

Test Heating/Cooling Settings:

	Time [s]	Heating Power [%]	Cooling Power [%]
Stress Phase 1	0.0	0.0	0.0
Stress Phase 2	0.0	0.0	0.0
Stress Phase 3	0.0	n.a.	n.a.
Meas. Phase	n.a.	0.0	0.0

Tests: 1 **Nominal VDD:** 0.000 [V]

Test Coupon Supply: V_{tc} 0.000 [V]

DUT Selection: A grid of 32 test coupons is shown, numbered 1 to 32. Below the grid, there are checkboxes for "Sequential Test" and "Concurrent Test", and "NMOS" and "PMOS" device types. Buttons for "Select All" and "Deselect All" are also present.

DUT Control: Includes "Stress Settings" with options for "Cont'd During Measurement", "DC [V] AC", and "Vg" (0.000). It also has "Source Cfg." with "Profile", "PLL", and "Ext" options. "Vds" is set to 0.000 [V] and "Ids" to 0.00 [mA]. "Vb" is set to 0.000 [V].

Measurement Settings:

- Gate Voltage Source:** V_g 0.0000 [V], Sweep checked, Start [V] 0.0000, Stop [V] 0.0000, Step [V] 0.0000, Time [ms] 20.
- Gate Current Meter:** # Meas. 1, SMode S1.
- Drain/Source Voltage Source:** V_{ds} 0.0000 [V], Sweep unchecked, Start [V] 0.0000, Stop [V] 0.0000, Step [V] 0.0000.
- D/S Current Meter:** # Meas. 1, SMode S1.
- D/S Voltmeter (Slow/Fast):** # Meas. 1, SMode S1.
- Drain/Source Current Source:** I_{ds} 0.0000 [mA], Sweep unchecked, Start [V] 0.0000, Stop [V] 0.0000, Step [V] 0.0000.
- Annealing:** Unchecked.
- Body Voltage Source:** V_b 0.0000 [V].
- Body Current Meter:** # Meas. 1, SMode S1.

Miscellaneous: Includes "Verify DUT" (green status), "Upload Parameters" (red status), and "Start Test" (green button). A "Quit" button is also present.


ProChek GUI: BTI Test

BTI test:


Example of basic on-the-fly (OTF) measurement:

- Drain current is monitored during a single stress and a single relaxation phase.
- During stress: $V_g = 0$, $V_s = V_b = V_{\text{stress}}$, $V_d = V_{\text{stress}} - 50$ mV. Measure I_d 10 times per decade (logarithmic sampling rate), starting from 10^{-3} s stopping at 10^4 s
- During relaxation: $V_g \approx V_{\text{stress}} - |V_{th0}|$, $V_s = V_b = V_{\text{stress}}$, $V_d = V_{\text{stress}} - 50$ mV (measure in subthreshold). Again, measure I_d 10 times per decade (logarithmic sampling rate), starting from 10^{-3} s after removing the stress and stopping at 10^4 s.

Example (from analytical calculations, not measured):




ProChek Benchtop Tester




ProChek Benchtop Tester connected to a laptop

Circuit boards inside the ProChek Benchtop Tester




Benchtop Tester Architecture




ProChek Test Results: Hot Carrier


TSMC 65GP, Test Coupon #23, 100hr HCI test, room T, min. size NMOS



Zoom-in, first five DUTs



ProChek Test Results: V-ramp to Breakdown



ProChek Test Coupons: Targeted Processes

IBM 12 SO
45 nm SOI
NMOS, PMOS
64 DUTs
< 1 mm²
June 2010

TSMC 65 GP
65 nm CMOS
NMOS, PMOS, via
96 DUTs
<1 mm²
April 2011

IBM 9LP
90 nm CMOS
NMOS, PMOS, via, RO
203 DUTs (incl. 5 ROs)
<2 mm²
October 2011

IBM 9SF
90 nm CMOS
NMOS, PMOS, via, RO
203 DUTs (incl. 5 ROs)
<2 mm²
March 2012

2011

2012

Q1

Q2

Q3

Q4

Q1

Q2

Q3

Q4

TowerJazz
180 nm SiGe
NMOS, PMOS, HBT,
annular
96 DUTs
<1 mm²
August 2011

IBM 10LPe
65 nm CMOS
NMOS, PMOS, via
1200 DUTs
4 mm²
May 2011

IBM 8HP
130 nm SiGe
NMOS, PMOS, HBT, RHBD RO
330 DUTs
4 mm²
January 2012

Summary

- ProChek is an advanced new tool for fabrication process qualification that offers significant advantage to IC designers and reliability engineers
 - Cost and time budgets of fabrication process qualification are significantly reduced
 - Covers (all) the reliability concerns of modern nanotechnology processes

Questions?



Upcoming Webinars



Topic	Date	Time
Implementation of Prognostics in Solar Applications	Wed. Jun 27, 2012	1:00 - 2:00 PM PDT
Troubleshooting Analysis and Decision Support in Complex Applications	Wed. Jul 25, 2012	1:00 - 2:00 PM PDT

For more information about Ridgetop Group Webinars, email us at information@ridgetopgroup.com



Thank you!

Ridgetop Group, Inc.



3580 West Ina Road
Tucson, AZ 85741