Ridgetop Group

Engineering Innovation in Electronic Prognostics



The Shortcut to Device and Process Qualification, Characterization, Comparison and Reliability Assessment.

> Hans Manhaeve, Ph.D. July 9, 2014

Agenda

- The Quest for Data Setting the Scene
- Brief History of ICs
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
 - Structure and Specs
 - Test Coupon IP
 - GUI
 - Benchtop Tester
 - Targeted Fabrication Processes and Test Results
- Summary

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com



1APR

The Quest for Data

Macro Issues

- Semiconductor industry business is based on a fabless model
- Foundries share only a limited amount of process information
- Smaller semiconductor structures have relatively more variability in critical process parameters
- Speed and frequency of process changes increases
- Wafer Level Process Monitors have limited statistical significance
- Customers expect ZERO defects on shipped products

PDK Gaps

- PDK may not be accurate for particular batch/wafer/die/package
- PDK may not have data for particular application (e.g., temp.)
- PDK may not be representative of particular biasing schemes (e.g., MOSFET matching differs for strong inversion and subthreshold)
- Data is not placement specific (proximity/wafer angle)
- PDK may not give values to insert into random parameter fluctuation simulations

In an increasingly cost-conscious and price sensitive landscape, yield loss damage is magnified

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

3

12

The Quest for Data

- Process control monitor (PCM) structures from foundry may not directly measure important parameters
- High performance designs need die-level process monitor (DLPM) results that accurately track actual process tuning



Scribe-line results differ from DLPM results

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

M

First transistor, 1947



Size: 10 cm Speed: Slow Circuit Density: 0.0001 devices per 1 mm²

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com



M



Size: 14 nm Speed: >500 GHz Circuit Density: 50,000,000 devices per 1 mm² 500,000,000,000X improvement in circuit density in 65 years!



Size comparison, 35 nm MOSFET shown



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

7

10%

First "super computer," 1947 (ENIAC, "the Giant Brain")



Size: 1800 square feet Performance: 5,000 FLOPS Power: 150 kW Reliability: >10 years

"Where a calculator on the ENIAC is equipped with 18,000 vacuum tubes and weighs 30 tons, computers of the future may have only 1,000 vacuum tubes and perhaps weigh 1½ tons." – *Popular Mechanics, March 1949.*

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

.

Microprocessor 2012



Size: 200 mm² Performance: 1,000,000,000,000 FLOPS Power: 100 W Reliability: 10 years **???**

300,000,000,000X improvement in wattage/FLOP in 65 years!

How about reliability?

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

9

M

Yield & Reliability

- Semiconductor evolution enables further integration
 - Transistors are nearly for free
- New processes are used for mass production long before they are mature
 - Systematic and random defects
 - Reliability concerns
- Increasing device complexity
 - The "embedded" world
 - Analog Digital Memory Software



- Market demands for cheaper and better electronics
- Market demands for RELIABLE electronics

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1APR

Aspects of IC Reliability

IC lifetime is becoming a serious concern



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

10%

Need for proper process characterization

Dealing with variance and fluctuations



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

12

M

Variability: Impact on Reliability



Time-zero parameter spread due to process mismatch shifts during the operational life due to degradation. Both process mismatch and degradation effects are worse in the smallest-geometry processes.

Source: "Low-Power Variation-Tolerant Design in Nanometer Silicon" By Swarup Bhunia

Ridgetop Group Inc 3580 West Ina Road | Tucson AZ | 85741

a Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

13

1À

Aspects of IC Reliability



28 nm CMOS ring oscillator frequency degrades 5.5% within a year in normal operation conditions

Source: Synopsys

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

14

_AÅ

Cost of Reliability Problems

B-2 bomber crash in Guam Feb 2008.

\$1.4B loss

Moisture in the transducers during calibration distorted the information in the air data system.

This caused the flight control computers to calculate inaccurate airspeed and negative angle of attack upon takeoff.



http://telstarlogistics.typepad.com/telstarlogistics/2008/08/photos-and-vide.html



Cost of Reliability Problems



SANTA CLARA, Calif., Jan. 31, 2011 – As part of ongoing quality assurance, Intel Corporation has discovered a design issue in a recently released support chip, the Intel® 6 Series, code-named Cougar Point, and has implemented a silicon fix. In some cases, the Serial-ATA (SATA) ports within the chipsets may degrade over time, potentially impacting the performance or functionality of SATA-linked devices such as hard disk drives and DVDdrives. The chipset is utilized in PCs with Intel's latest Second Generation Intel Core processors, code-named Sandy Bridge. ... Intel expects this issue to reduce revenue by approximately **\$300 million** as the company discontinues production of the current version of the chipset and begins manufacturing the new version. Fullyear revenue is not expected to be materially affected by the issue. Total cost to repair and replace affected materials and systems in the market is estimated to be \$700 million.

Source: Intel Newsroom

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

16

1A

Degradation Effects: Overview

Failure Mode	Physics	System Effect
NBTI (PMOS), PBTI (NMOS)	 Negative V_T shift for PMOS, positive for NMOS Lower leakage and I_{ON}, slower speed 	 Timing faults in processors other digital circuits Resettable – but increasing severity over time
TDDB	 Soft breakdown: Slower speed Weakened gate oxide Increased leakage current 	 Increased ESD vulnerability Non-resettable timing faults
	 Hard breakdown 	 Catastrophic short
Hot Carrier (NMOS)	 Positive V_T shift Change in sub-threshold swing (transistor won't turn OFF) 	 Increased Off-state power Increased current draw Decreased data retention time in DRAM
Metal Migration	 Higher resistance in Via connections Open circuits 	 Catastrophic open

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

17

10%

Failure Modes Impacting Reliability

- Via/metallization failure mechanisms
 - Electro migration
 - Stress migration

- Transistor failure mechanisms
 - Time-dependent dielectric breakdown (TDDB)
 - Hot carrier degradation
 - NBTI and PBTI

Ridgetop Group 🛲

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1À

Via/metallization Failure Mechanisms: Electromigration and Stress Migration

45 nm Interconnects

Loose pitch + thick metal on upper layers

- · High speed global wires
- Low resistance power grid

Tight pitch on lower layers

 Maximum density for local interconnects



Pitch (nm) 8 810

560

360

280

240

160

160

160

Modern CMOS processes have several metallization layers (up to a dozen).

Hierarchical interconnect pitches



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

19

₩.

Degradation Mechanisms: Electromigration

Electromigration Associated with Vias



Source: IRPS 2011 Tutorials

 Ridgetop Group Inc
 3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com
 20

Electromigration & Temperature

- A 50°C increase in stress temperature decreases the EM test time with one order of magnitude
- Al stress migration/void rate peaks at 150-175 °C
- Cu stress migration/void rate peaks at 175-200 °C







Sources: Ki-Don Lee, et al., "VIA PROCESSING EFFECTS ON ELECTROMIGRATION IN 65 NM TECHNOLOGY", 44th Annual IRPS, 2006. IRPS Tutorials 2011.

Ridgetop Group Inc

<u>n</u>

Time Dependent Dielectric Breakdown

- Failure mechanism in MOSFETs, when the gate oxide breaks down as a result of long-time application of relatively low electric field (as opposite to immediate breakdown, which is caused by strong electric field).
- The breakdown is caused by formation of a conducting path through the gate oxide to substrate due to electron tunnelling current, when MOSFETs are operated close to or beyond their specified operating voltages.

22

Time-Dependent Dielectric Breakdown (TDDB)



Short caused by TDDB is seen in this thermal camera image.

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

10%

TDDB (Types of Breakdown)

Thickness-Dependent Features of TDDB



Source: IRPS 2011 Tutorials

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

24

_AÅ

TDDB (Types of Breakdown)





Criteria between TDDB types are not well-defined.

Source: IRPS 2011 Tutorials

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

25

10%

TDDB (DC stress vs. AC stress)



Source: IRPS 2011 Tutorials

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

26

1Å

Hot Carrier Injection (HCI)

- A phenomenon in where an electron or a hole gains sufficient kinetic energy to overcome a potential barrier necessary to break an interface state.
 - To become "hot" and enter the conduction band of SiO2, an electron must gain a kinetic energy of 3.3 eV. For holes, the valence band offset in this case dictates they must have a kinetic energy of 4.6 eV.
 - The term "hot electron" comes from the effective temperature term used when modelling carrier density and does not refer to the actual temperature of anything.
 - High temperatures caused by the effect are unrelated to the phrase "hot electron effect".
- Carrier is injected from channel into gate dielectric
- Effects include heating of the device and increased leakage current.
 - Heating is caused by "hot" electrons giving off their excess energy as phonons.

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

27

122

Hot Carrier Degradation

Hot Carrier – Physics of Failure

Drain Avalanche Hot-Carrier Injection

- Impact ionization
 - Energetic electrons excite other e⁻'s from VB to CB
 - Holes created at VB
- Holes are attracted toward:
 - Substrate contact
 - Gate oxide (low V_{GS})
- Electrons go toward:
 - Drain contact
 - Gate oxide (mid and high V_{GS})





Hot Carrier Degradation

Hot-carrier induced effects



Parallel shift of I-V curve due to oxide trapped charge N_{ot}=> Increase in V_T
 Stretch-out of I-V curve due to interface states N_{it} => Decrease in 's'
 Decrease in transconductance due to mobility degradation => Decrease in I_{Dsat}

Ridgetop Group

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1Å

Hot Carrier Degradation

Fabs do not give enough reliability test data to designers and reliability engineers

Qual Items	DUT	Structures	Sample size	Stress Conditions	Failure Criteria	Specifications	Result
Gate oxide VBD	1.2V Core	Area = 5e2 ~ 2.4e3 um ²		Voltage ramp 3.3V/s (inversion mode) Ig leak > 40uA @ 1V		Do <= 5/cm ² @ VBD <= 1.2V Do <= 1/cm ² @ 1.2V < VBD < 2.9V	Pass
	2.5V I/O	Arra = 4.907 105 µm ²	>=3 wafenlot; 3 lots; 25,560	Voltage ramp 6.27V/s (accumiation mode)	lg leak > 15uA @ 1.5V	Do <= 5/cm ² @ VBD <= 2.5V Do <= 1/cm ² @ 2.5V < VBD < 5.0V	Pass
	2.5V I/O over drive	Alea - 4.063 ~ 160 um		Voltage ramp 6.27V/s (accumiation mode)	lg leak > 15uA @ 1.5V	Do <= 5/cm ² @ VBD <= 3.3V Do <= 1/cm ² @ 3.3V < VBD < 7.2V	Pass
Gate oxide TDDB	1.2V Core	Area ~ 1e7 um ² (W/L=1/0.06)	>= 50/stress/lot; 3 lots	3-5 stress voltage @ 125C & field ~ 8-12MV/cm	1st soft breakdown	TTF @0.1% cum failure rate > 10yr for 0.1cm ² @ 125C & 1.2V+10%	Pass
	2.5V I/O	Area ~1e6 um ²		3-5 stress voltage @ 125C & field ~ 8-12MV/cm	Hard breakdown	TTF @0.1% cum failure rate > 10yr for 0.01cm ² @ 125C & 2.5V+10%	Pass
	2.5V I/O over drive	(W/L=4/4.8 x 2000)		3-5 stress voltage @ 125C & field ~ 8-12MV/cm	Hard breakdown	TTF @0.1% cum failure rate > 10yr for 0.01cm ² @ 125C & 3.3V+10%	Pass
DID	1.2V Core	W/L=5/0.2	>= 4 waterliet 3 lets	Ig @Vg-1.4Vcc Inversion	la talling	lg tailing < 5%	Pass
PID	2.5V I/O	W/L-2.63/0.38	- 4 Walennot, 5 lota	Ig @Vg-1.8Vcc (2.6Vcc) for NMOS (PMOS)	ng taling		
	1.2V Core	W/L=1/0.06	24/pattern/lot; 3 lots 1.2V (Vds=Vgs=1.7V, 1.8V, 1.9V, 2.0V) TTF vs 1/Vd			DC liftetime > 0.2 yr	Pass
нсі	2.5V I/O	W/L-10/0.28	15 in other state 3 late	2.5V (Vds=3.3V, 3.5V, 3.7V, Vgs@isub(max)) TTF vs isub ^{-m} Idsat change >		AC lifetime > 10 yr	Pass
	2.5V I/O over drive	W/L=10/0.5 (N), 10/0.4 (P)	Torpattermot, 5 tota	2.5V (Vds=4.1V, 4.3V, 4.5V, Vgs@isub(max)) TTF vs isub ^{-m}		0.1% cum fallure @25C, Vor .0% (Core P @125C)	Pass
	1.2V Core	W/L=1/0.06			ldsat degrade > 10%	TTF-0.1% cum failure @125C, Vcc+10% >5 yr	Pass
NBTI	2.5V I/O	W/L=10/0.28	>= 20/lot; 3 lots	Vg: 6-9 MV/cm @ 125C; Vs=Vd=Vb=grounded			
	2.5V I/O over drive	W/L=10/0.4					
ЕМ	M1 + contact	W/S=0.09/0.09 (1800 A)	> 20/pattern/lot; 3 lots	Internet Elitation 2 @ 2000		TTF 0.1% cum failure @110C > 100k hr	Pass
	Mx + Vx	W/S=0.10/0.10 (2200 A)		Jaless-1-SMA/CHT @ SUCC	dR = 10% Ro		
	My + Vy	W/S-0.20/0.20 (5000 A)		Jstess-1-5MA/cm ² @ 350C			
	AI-Cu RDL	W/S=3/2 (14.5K A)		Jstess=1-5MA/cm ² @ 250C			
SM	Vias chain	metai-via overiap from min to 0.7	>130/iot; 3 iots	500 hr bake @175C	dR >10% Ro	No failure allowed	Pass
IMD Low-K TDDB	M1, V1, M2 combs	M1 & M2 W/S-Min/Min V1 W/S-0.10/0.13	>30 /pattern/lot; 3 lots	2.5-4.0 MA/cm @ 125C	I(TBD) = 100 x I(T=0)	TTF 0.1% cum failure @125C & 3.6V > 10 yr	Pass

DC lifetime for Hot Carrier >0.2 yr, AC lifetime >10 yr in a 65 nm CMOS process

http://www.siliconbluetech.com/media/downloads/SBT_65LP_Process_Qual_v0.1.pdf

Ridgetop Group Inc

M

NBTI & PBTI

- Negative bias temperature instability (NBTI) is a key reliability issue for PMOS.
 - PMOS operate almost always with negative gate-to-source voltage
 - The very same mechanism affects also NMOS when biased in the accumulation regime (PBTI)
- NBTI manifests as
 - an increase in threshold voltage
 - A decrease in drain current and transconductance.
 - The degradation has logarithmic dependence on time.
- Two kinds of trap contribute to NBTI:
 - Interface traps
 - \rightarrow cannot be recovered over a reasonable time of operation permanent traps
 - \rightarrow similar to the ones resulting from HCI
 - → In case of NBTI, the electric field breaks Si-H bonds located at the SiO2 interface. H is released and migrates in the substrate. The remaining dangling Si- bond contribute to Vth degradation.
 - Pre-existing traps located in the bulk of the dielectric (and supposedly nitrogen related), are filled with holes coming from the PMOS channel. Those traps can be emptied when the stress voltage is removed. This Vth degradation can be recovered over time. (Annealing effect)

Ridgetop Group

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

31

NA?

NBTI and PBTI

Negative-Bias Temperature Instability (NBTI)

P-MOSFET ISSUE



During normal P-MOS operation, interfacial Si-H bonds can become broken. Negative gate voltage serves to produce more holes at the Si surface. Hole absorption by the Si-H bond can serve to free the hydrogen which can then can diffuse away from the Si-O interface resulting in interface-state generation and a V_{th} shift. Si-H bonds are more easily broken at higher temperatures.

Source: IRPS 2011 Tutorials

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

32

1À

NBTI and PBTI



NBTI/PBTI-induced VT drifts vs. stressed time for 32 nm poly-gate and high-k metal-gate devices.

Source: Shyh-Chyi Yang, et. AI TIMING CONTROL DEGRADATION AND NBTI/PBTI TOLERANT DESIGN FOR WRITE-REPLICA CIRCUIT IN NANOSCALE CMOS SRAM, VLSI-DAT '09.

Ridgetop Group Inc

10%

NBTI and PBTI (Relaxation)



Example of PBTI Relaxation => Fast measurement is required.

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

34

₩.

NBTI and PBTI (DC vs. AC stress)

Impact of Stress Mode on PBTI Relaxation



Source: IRPS 2011 MG HK Tutorial

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

35

₩.

Our Customers' Problems



Customer 1: "Foundries do not give us enough reliability test / process data"



Customer 2: "We can test only three DUTs in parallel and the test lasts a full month"

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

M

Overview of the Existing Problem

- Small-geometry fabrication processes are very complex
- Reliability concerns for demanding applications include:
 - Bias Temperature Instabilities
 - Dielectric Breakdown
 - Hot Carrier Effects
 - Electro- / Stress Migration
 - Process Mismatch Effects
 - Lot-to-lot Variation
- For space and radiation-sensitive applications there are also:
 - Single-event radiation effects
 - Total dose radiation effects
- Current techniques are not:
 - Comprehensive enough
 - Accurate enough
 - Fast enough

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

197

Mitigation – Process Data

- Semiconductor processing always yield a distribution of parameter values
- Minimum geometries have larger fluctuations
- Smaller feature size & lower voltages increase the impact of variation of transistor properties on chip performance and yield
- Foundry-supplied Process Design Kit (PDK) may not give sufficiently accurate data for critical design parameters



Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

N

PDK versus Die Data

- Process Design Kit (PDK) may not be accurate for particular batch/wafer/die/package
- PDK may not have data for particular application (e.g., temperature)
- PDK may not be representative of particular biasing schemes (e.g., MOSFET matching differs for strong inversion and sub-threshold)
- Data is not placement-specific (directional/wafer angle)
- PDK may not give values to insert into random parameter fluctuation simulations

Ridgetop Group 🛲

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

M

Characterization Systems Should...





- Quickly
- Accurately & repeatable
- For different devices
- For different operating conditions

Be inexpensive to own and operate





Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

40

NA,

Solution: ProChek (Process Checker)



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

41

10%

What is ProChek?

An innovative low-cost technique to rapidly



characterize intrinsic process reliability and monitor process quality

ProChek...

- Is a flexible & dedicated semiconductor qualification and reliability characterization system.
- Is based on a cost-effective bench-top instrument.
- Can work with a dedicated test chip or with existing test structures.
- Accelerates testing of semiconductor devices in volume.

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

42

1APR

ProChek Solution Components



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

43

10%

ProChek Benchtop Tester Architecture



00425c

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

44

10%

ProChek Test Coupon

What

- Combination of test structures, switch matrix and control logic
- Similar test structures are grouped in blocks
- Test structures in a block are stressed concurrently and measured individually

Existing test structures

- Wafer level or packed structures
- Combined with an active interface board

Dedicated ProChek Test structure

- Integrated Single chip containing test structures, stress features and control circuitry
- Multi-chip solution

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

<u>n</u>

Customized Wafer Probe Interface



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

46

_AÅ

Customized Package Interface



Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

47

_AÅ

Types of ProChek Test Coupons

Integrated Test Coupon

- DUT test structures, control, selection logic, switches, and heaters on a single die.
- Requires both:
 - "Mature", well defined process, for which there is a stable and well-qualified PDK
 - Process featuring more robust transistors than the DUT test structures



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

₩.

Integrated ProChek Test Coupon

- The Test Coupon contains the DUTs, heaters, temperature sensors, switches and control structures (the on-chip switching matrix) necessary for performing reliability test with the ProChek Benchtop Tester.
- Coupons are packaged in open cavity Plastic or Ceramic packages.
- Packages must have an exposed thermally conductive bulk (usually copper) to ensure good heat conduction.



Packaged ProChek Test Coupon assembled on ProChek Test Card



Top and bottom view of package

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

49

12

Types of ProChek Test Coupons

Multi-chip solution: Test Supervisor IC + DUT IC

- A combined Test Coupon solution consists of a Test Supervisor IC (TSIC) and one or more DUT ICs.
- TSIC:
 - Contains Control and Switching matrix
 - separate die in a mature, higher voltage process.
- DUT IC:
 - DUT structures and heaters
 - separate die using the process of interest.
- The two dies are combined in a single package.



TSIC- High Voltage CMOS

DUT IC - Process of Interest

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

50

<u>n</u>

ProChek DUT IC



- ProChek DUT IC has an array of DUTs (e.g., transistors, vias) with all terminals padded out.
- Local heaters and temperature measurement diodes are optional.
- One DUT IC typically contains
 16 blocks with 8 DUTs of the same type per block
- On-chip local resistive heating elements can be used to significantly increase degradation rate.



Accelerated Testing

Combining Thermal and Electrical Overstress

- Peltier device and embedded polysilicon heaters elevate/reduce DUT thermal stress from -30 °C to over 300 °C
- 4 terminals available to apply electrical stress to each DUT

Multiple Measurements In Parallel

- High throughput
- Parallel test of 32 1024 devices
- Test time reduced from months to hours

Parallel Test Systems

 Up to 8 benchtop instruments may be controlled from a single PC









Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

52

12

Local Heating Structures



Local poly-silicon heaters capable of 325 °C will reduce EM, SM and BTI test time and cost



EM-induced void



Accelerating Parameter (V, T, j ...)

With robust on-chip circuitry and local heaters, ProChek provides as high acceleration factor for package level reliability testing (PLR) on parallel DUTs as currently done for single DUTs in fast Wafer Level Reliability Testing (fWLR).



Thermal Simulation Results



Two heated DUT arrays are shown on a 2 mm² (packaged) chip

Device-level zoom-in

Temperature scale varies from 22 to 322 °C

According to 3D thermal simulations, the localized DUT arrays heat up to 325 °C in 75 milliseconds and consume 16 mW of power per DUT during the test. The temperature drops rapidly on the chip, so the non-stressed structures will not undergo any damage.



Local Heating Structures

 Polysilicon tracks are used to create a border around each DUT.





- Localized DUT heaters reach maximum temperature in milliseconds. Non-stressed structures do not undergo any damage.
- Current is forced through these resistive elements to heat the area around the DUTs to over 300 °C.
- Infrared camera data from embedded heating test from IBM 8HP test coupon
- Increasing temperatures will reduce EM, SM and BTI test time and cost



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1997

Heater Calibration

 On-chip diodes are used as sensors to record and regulate DUT temperature.





 Temperature regulation calibration is done by correlation of diode bias voltage with thermal imaging or controlled temperature operation.



Ridgetop Group me

<u>n</u>

Built-In Test Scenario Descriptions

Charge to Breakdown – QBD [MOS transistors]

- Gate Current [Ig] is measured against Gate Voltage [Vg] during a destructive ramp of Vg.
- DUTs are tested until oxide breakdown and device destruction.

Time-Dependent Dielectric Breakdown – TDDB [MOS transistors]

- Ig is measured for a DC bias of Vg.
- DUTs are measured at a programmable frequency, duration, and test temperature.

Hot Carrier Injection – HCI [MOS transistors]

- Drain-Source Current & Voltage [Ids, Vds], and Ig are measured for a DC Bias or DC sweep of Drain and Gate terminals.
- DUTs are measured at a programmable Vds,Vgs sweep parameters, frequency, duration, and test temperature.

Ridgetop Group Inc.

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1APR

Built-In Test Scenario Descriptions (cont.)

Bias Temperature Instability – BTI [MOS transistors]

- Ids, Vds, Ig, and Body Current [Ib] are measured for a DC Bias or DC sweep of Drain and Gate terminals.
- Fast annealing observations are available to capture Fast-BTI effects.
- Tests include Stress phase and Relaxation phase to observe stress accumulation and relaxation.
- DUTs are measured at a programmable Vds,Vgs sweep parameters, frequency, duration, and test temperature.

Via Electromigration & Stress Migration – VIA EM/SM [vias & metal structures]

- Vds and Ids are measured for a DC bias of the Drain-Source terminals.
- DUTs are measured at a programmable frequency, duration, and test temperature.

Ridgetop Group Inc 3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

NA,

ProChek Software Interface



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

59

10%

HCI ProChek Test Results



Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com 60

ProChek Test Results: V-ramp to Breakdown



TSMC65GP, TC #7, V-ramp to BD, room T, min. size NMOS

Ridgetop Group Inc

61

10%

Foundry PDK May Not Be Sufficient

Reliability Concerns	Foundry PDK	ProChek	
Variations Across Wafers & Lots		-	Ids vs Vds 1.2E-04 1.0E-04 Simulated 8.0E-05
Application-specific effects (e.g., temperatures, radiation, biasing, specific geometries)		•	€.0E-05 €.0E-05 4.0E-05 2.0E-05
Physical fabrication effects (e.g., directional, wafer angle)		-	0.0E+00 0.0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 Vds [V]
Random parameter fluctuation simulation data		-	



Summary

ProChek

Advanced, dedicated system for fabrication process characterization offering significant advantages to IC designers, process, and reliability engineers.

- Covers reliability concerns of modern nanotechnology processes, including radiation effects
- Covers qualification needs for new and immature processes
- Significant cost and time savings

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1À

Contact Information

Ridgetop Group Inc.





3580 West Ina Road Tucson, AZ 85741

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1APR

Upcoming Webinars

Торіс	Date	Time
Reliability Challenges in Through-Silicon Via (TSV)-Based Packaging	August 13, 2014	8:00 – 9:00 AM PDT
Radiation Shielding Design, Analysis, and Optimization	September 10, 2014	8:00 – 9:00 AM PDT
Intermittent Fault Detection in Circuit Boards and Connectors	October 8, 2014	8:00 – 9:00 AM PDT

For more information about Ridgetop Group webinars, email us at information@ridgetopgroup.com

Ridgetop Group Inc

3580 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com

1978

Questions?

- Slides and recording of the webinar will be available shortly via an e-mail from Ridgetop
- E-mail follow-up questions & comments to <u>hans.manhaeve@ridgetop.eu</u>
- Please fill out our brief feedback survey at <u>https://www.surveymonkey.com/s/QZNQDW5</u>

Thanks for your time and interest!

Ridgetop Group Inc 3580 West Ina Road | Tucson AZ

30 West Ina Road | Tucson AZ | 85741 | 520-742-3300 | ridgetopgroup.com