The Shortcut to Device and Process Qualification, Characterization, Comparison and Reliability Assessment

Hans Manhaeve, Ph.D.
25 June 2015
Agenda

- The Quest for Data – Setting the Scene
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
  - Structure and Specs
  - Test Structures: what test structures can ProChek work with
  - How to use ProChek with already existing test structures
  - ProChek TC implementation & application requirements.
- Summary
Agenda

- The Quest for Data – Setting the Scene
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
  - Structure and Specs
  - Test Structures: what test structures can ProChek work with
  - How to use ProChek with already existing test structures
  - ProChek TC implementation & application requirements.
- Summary
The Quest for Data

Macro Issues

- Semiconductor industry business is based on a fabless model
- Foundries share only a limited amount of process information
- Smaller semiconductor structures have relatively more variability in critical process parameters
- Speed and frequency of process changes increases
- Wafer Level Process Monitors have limited statistical significance
- Customers expect ZERO defects on shipped products

PDK Gaps

- PDK may not be accurate for particular batch/wafer/die/package
- PDK may not have data for particular application (e.g., temp.)
- PDK may not be representative of particular biasing schemes (e.g., MOSFET matching differs for strong inversion and subthreshold)
- Data is not placement specific (proximity/wafer angle)
- PDK may not give values to insert into random parameter fluctuation simulations

In an increasingly cost-conscious and price sensitive landscape, yield loss damage and reliability issues are magnified
The Quest for Data

- Process control monitor (PCM) structures from foundry may not directly measure important parameters.

- High performance designs need die-level process monitor (DLPM) results that accurately track actual process tuning.

Scribe-line results differ from DLPM results.
Agenda

- The Quest for Data – Setting the Scene
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
  - Structure and Specs
  - Test Structures: what test structures can ProChek work with
  - How to use ProChek with already existing test structures
  - ProChek TC implementation & application requirements.
- Summary
Yield & Reliability

- Semiconductor evolution enables further integration
  - Transistors are nearly free
- New processes are used for mass production long before they are mature
  - Systematic and random defects
  - Reliability concerns
- Increasing device complexity
  - The “embedded” world
  - Analog – Digital – Memory – Software
- Market demands for cheaper and better electronics
- Market demands for RELIABLE electronics
First “super computer,” 1947 (ENIAC, “the Giant Brain”)

Size: 1800 square feet
Performance: 5,000 FLOPS
Power: 150 kW
Reliability: >10 years

“Where a calculator on the ENIAC is equipped with 18,000 vacuum tubes and weighs 30 tons, computers of the future may have only 1,000 vacuum tubes and perhaps weigh 1½ tons.” – Popular Mechanics, March 1949.
Microprocessor 2012

Size: 200 mm$^2$
Performance: 1,000,000,000,000 FLOPS
Power: 100 W
Reliability: 10 years ???

300,000,000,000X improvement in wattage/FLOP in 65 years!

How about reliability?
Need for proper process characterization

Dealing with variance and fluctuations

Parameters change across dies, across wafers and across lots

PDK provides the boundaries
Variability: Impact on Reliability

Time-zero parameter spread due to process mismatch shifts during the operational life due to degradation. Both process mismatch and degradation effects are worse in the smallest-geometry processes.

Source: “Low-Power Variation-Tolerant Design in Nanometer Silicon” By Swarup Bhunia
Aspects of IC Reliability

28 nm CMOS ring oscillator frequency degrades 5.5% within a year in normal operation conditions.

Source: Synopsys
Cost of Reliability Problems

B-2 bomber crash in Guam Feb 2008.
- $1.4B loss

Moisture in the transducers during calibration distorted the information in the air data system.

This caused the flight control computers to calculate inaccurate airspeed and negative angle of attack upon takeoff.

SANTA CLARA, Calif., Jan. 31, 2011 – As part of ongoing quality assurance, Intel Corporation has discovered a design issue in a recently released support chip, the Intel® 6 Series, code-named Cougar Point, and has implemented a silicon fix. In some cases, the Serial-ATA (SATA) ports within the chipsets may degrade over time, potentially impacting the performance or functionality of SATA-linked devices such as hard disk drives and DVD-drives. The chipset is utilized in PCs with Intel’s latest Second Generation Intel Core processors, code-named Sandy Bridge. … Intel expects this issue to reduce revenue by approximately $300 million as the company discontinues production of the current version of the chipset and begins manufacturing the new version. Full-year revenue is not expected to be materially affected by the issue. Total cost to repair and replace affected materials and systems in the market is estimated to be $700 million.

Source: Intel Newsroom
Agenda

- The Quest for Data – Setting the Scene
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
  - Structure and Specs
  - Test Structures: what test structures can ProChek work with
  - How to use ProChek with already existing test structures
  - ProChek TC implementation & application requirements.
- Summary
Degradation Effects: Overview

<table>
<thead>
<tr>
<th>Failure Mode</th>
<th>Physics</th>
<th>System Effect</th>
</tr>
</thead>
</table>
| NBTI (PMOS), PBTI (NMOS) | ▪ Negative $V_T$ shift for PMOS, positive for NMOS  
▪ Lower leakage and $I_{ON}$, slower speed | ▪ Timing faults in processors other digital circuits  
▪ Resettable – but increasing severity over time |
| TDDB               | ▪ Soft breakdown:  
   ▪ Slower speed  
   ▪ Weakened gate oxide  
   ▪ Increased leakage current | ▪ Increased ESD vulnerability  
 ▪ Non-resettable timing faults |
|                    | ▪ Hard breakdown                                                       | ▪ Catastrophic short                                                              |
| Hot Carrier (NMOS) | ▪ Positive $V_T$ shift  
▪ Change in sub-threshold swing (transistor won’t turn OFF) | ▪ Increased Off-state power  
 ▪ Increased current draw  
 ▪ Decreased data retention time in DRAM |
| Metal Migration    | ▪ Higher resistance in Via connections  
▪ Open circuits                                                           | ▪ Catastrophic open                                                              |
Overview of the Existing Problem

- Small-geometry fabrication processes are very complex
- Reliability concerns for demanding applications include:
  - Bias Temperature Instabilities
  - Dielectric Breakdown
  - Hot Carrier Effects
  - Electro- / Stress Migration
  - Process Mismatch Effects
  - Lot-to-lot Variation
- For space and radiation-sensitive applications there are also:
  - Single-event radiation effects
  - Total dose radiation effects
- Current techniques are not:
  - Comprehensive enough
  - Accurate enough
  - Fast enough
Our Customers’ Problems

Customer 1:
“Foundries do not give us enough reliability test / process data”

Customer 2:
“We can test only three DUTs in parallel and the test lasts a full month”
Challenges

Obtaining Data

- **End-User Perspective**
  - Incomplete data for reliability analysis
  - May not provide detailed data
  - Does not provide radiation data

- **Fab Perspective**
  - Expensive and lengthy process to obtain test result data
  - Data Management
    - Several types of data need to be collected accurately
    - Several devices under test (DUTs) are tested at the time

Long & Resource Intensive

- Defining and characterizing semiconductor reliability attributes takes a lot of time and resources.

Expensive Equipment

- Modern test equipment requires a large capital investment, is complicated to use, and may be focused on a single purpose.

Comparative Data

- Selecting the foundry that provides the best performance devices for your products.
- Tracking long term performance and product quality.
# Hot Carrier Degradation

Fabs do not give enough reliability test data to designers and reliability engineers.

<table>
<thead>
<tr>
<th>Qual Items</th>
<th>DUT</th>
<th>Structures</th>
<th>Sample size</th>
<th>Stress Conditions</th>
<th>Failure Criteria</th>
<th>Specifications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate oxide VBD</td>
<td>1.2V Core</td>
<td>$A_t = 562 \times 2.463 , \mu m^2$</td>
<td>1 waferlet; 3 lots; 25,560</td>
<td>Voltage ramp 3.32V (transmission mode)</td>
<td>$I_g$ leak &gt; 40mA @ 1V</td>
<td>Do = 5cm$^2$ @ VBD = 12V Do = 1cm$^2$ @ 1.2V @ VBD = 2.9V</td>
</tr>
<tr>
<td>Gate oxide VDD</td>
<td>1.2V Core</td>
<td>$A_t = 4.8e3 \times 1.65 , \mu m^2$</td>
<td>1 waferlet; 3 lots</td>
<td>Voltage ramp 6.27V (assumption mode)</td>
<td>$I_g$ leak &gt; 15mA @ 1.6V</td>
<td>Do = 5cm$^2$ @ VBD = 2.5V Do = 1cm$^2$ @ 2.5V @ VBD = 5.5V</td>
</tr>
<tr>
<td>FID</td>
<td>1.2V Core</td>
<td>WL=0.01</td>
<td>4 waferlet; 3 lots</td>
<td>$I_g$ at $V_g=1.7V$</td>
<td>$I_g$ taling</td>
<td>DC lifetime = 0.2 yr</td>
</tr>
<tr>
<td>HCI</td>
<td>1.2V Core</td>
<td>WL=0.06</td>
<td>24/patterm; 3 lots</td>
<td>$V_g=1.7V, 1.8V, 1.9V, 2.0V$</td>
<td>$I_{sat}$ change = 5%</td>
<td>AC lifetime = 1 yr</td>
</tr>
<tr>
<td>NBTI</td>
<td>1.2V Core</td>
<td>WL=0.06</td>
<td>20/patterm; 3 lots</td>
<td>$V_g=5$-9 MV/cm @ 125C; $V_{dd}=V_{dd}=grounded$</td>
<td>$I_{sat}$ degrade &gt; 10%</td>
<td>DC lifetime = 0.1% cum failure @25C, Voc+10% (core P) @ 125C</td>
</tr>
<tr>
<td>EM</td>
<td>M1 + contact</td>
<td>W=0.060.09 (1800 A)</td>
<td>&gt;20/patterm; 3 lots</td>
<td>$J_{sat}=1-5MA/cm^2 @ 300C$</td>
<td>$R_t &gt; 10% R_0$</td>
<td>TTF 0.1% cum failure @110C &gt; 100k hr</td>
</tr>
<tr>
<td>SM</td>
<td>Via chain</td>
<td>metal-via overlap from min to 0.7</td>
<td>&gt;13/patterm; 3 lots</td>
<td>500 hr take @175C</td>
<td>$R_t &gt; 10% R_0$</td>
<td>No failure allowed</td>
</tr>
</tbody>
</table>

DC lifetime for Hot Carrier $>$0.2 yr, AC lifetime $>$10 yr in a 65 nm CMOS process.

http://www.siliconbluetech.com/media/downloads/SBT_65LP_Process_Qual_v0.1.pdf
Characterization Systems Should...

- Deliver lots of data
- Be inexpensive to own and operate
- Be easy to use
- Allow for direct correlation across foundries and processes
- Quickly
- Accurately & repeatable
- For different devices
- For different operating conditions
Agenda

- The Quest for Data – Setting the Scene
- Aspects of IC Reliability
- Degradation Mechanisms of Modern CMOS ICs
- ProChek Concepts
  - Structure and Specs
  - Test Structures: what test structures can ProChek work with
  - How to use ProChek with already existing test structures
  - ProChek TC implementation & application requirements.
- Summary
What is ProChek?

An innovative low-cost concept serving to rapidly characterize intrinsic process reliability and monitor process quality

ProChek...

- Is a flexible & dedicated semiconductor qualification and reliability characterization system.
- Is based on a cost-effective bench-top instrument.
- Interfaces to a variety of test structures
  - Single devices
  - Wafer level test structures
  - Dedicated test chips.
- Accelerates testing of semiconductor devices in volume.
Why ProChek

ProChek serves to

- Characterize/quantify existing and new processes from a quality/performance perspective
  - gather device data (I/V curves, point measurement data)

- Characterize/quantify existing and new processes from a reliability perspective
  - evaluate performance degradation over time in function of operation and stress conditions
**ProCheck Concept**

- **Analogy: Orchestra**
  - ProCheck resources == musical instruments
  - Scenario processor == Conductor
  - Test Strategy == Music piece
  - User == Composer
    - Controls how the music is played (key, timbre, …)
    - Can write his own partitions
ProChek Benchtop Tester Architecture
ProChek offers full 4-terminal (gate, drain, source, body) control

Resources:

→ 4 Stress resources, serving to apply electrical stress
  - can operate in Force Voltage (FV) or Force Current (FI) mode
→ 4 SMUs, serving to collect data
  - can operate in Force Voltage Measure Current (FVMI) or in Force Current (FI) mode,
  - 10µs sampling, 4K data buffer per instrument, 24bit data
→ Voltmeter
  - Can operate in absolute or differential mode
  - Can operate as “slow” (10µs sampling) or as “fast” (500ns sampling) meter
→ Utilities
  - Utility Voltage source
  - Utility Current source
  - Utility Voltmeter
  - Heater/Cooler control
ProChek Extensions

- ProChek has provisions for expansion with additional (add-on) instruments.
- User specific test structures can easily be converted to a native ProChek test structure by means of an active interface board.
- A new ProChek platform supporting up to 24 (48) instruments/SMUs goes to beta Q3-2015
Application Requirements

- ProChek System
- Device under Test (DUT) or a set of DUTs
- Interface to link DUT with ProChek system
  - Function of DUT nature (packaged, wafer structure, set of DUTs)
    - Simple cable with appropriate connectors
    - Passive Adapter/interface board with DUT socket
    - Active interface board with DUT socket
    - Probe card + link between probe card and ProChek system
### ProChek Test Coupon

**What**

- Combination of test structures, switch matrix and control logic
- Similar test structures are grouped in blocks
- Test structures in a block are stressed concurrently and measured individually

**Existing test structures**

- Wafer level or packed structures
- Combined with an active interface board

**Dedicated ProChek Test structure**

- Integrated Single chip containing test structures, stress features and control circuitry
- Multi-chip solution
ProChek Interfacing

- ProChek interfaces with
  - Wafer Level structures
    - Probe card + cable or direct docking
    - Probe card + smart interface board
  - Packaged devices
    - Interface board (with sockets)
      - Simple (basic interconnect)
      - Smart (interconnect + selection functionality)
- ...
ProChek Application

ProChek Instrument
Stress/measurement SMUs

ProChek Interface card

Probe card interface

Interface cables

Test chip

Probe card

Wafer

Wafer chuck

Probe Station
Example – Probe application

Active Interface Board

ProChek System

Cable Interconnect to probe card
ProChek Application

ProChek System
Stress/measurement SMUs

Direct ProChek to Probe card interface

Probe card
Wafer
Wafer chuck

Probe Station
Customized Wafer Probe Interface

- ProChek BenchTop unit
- ProChek to test structure I/F circuitry
- ProChek test interface card
- Customer test structures

Test interface card: Wafer Probe interface

Active Test Supervisor circuitry

Stress/Measurement DUT access & control

Probe card

Wafer with Test Structures

Connector/Cable
Customized Package Interface

Stress/Measurement
DUT access & control

Test interface card: Wafer Probe interface

Active Test Supervisor circuitry

Packaged Test structure

Packaged Test structure

One (or more) packaged devices with Test Structures

- ProChek BenchTop unit
- ProChek to test structure I/F circuitry
- ProChek test interface card
- Customer test structures
Types of ProChek Test Coupons

Multi-chip solution: Test Supervisor IC + DUT IC

- A combined Test Coupon solution consists of a Test Supervisor IC (TSIC) and one or more DUT ICs.
  - TSIC:
    - Contains Control and Switching matrix
    - separate die in a mature, higher voltage process.
  - DUT IC:
    - DUT structures and heaters
    - separate die using the process of interest.
  - The two dies are combined in a single package.
Types of ProChek Test Coupons

Integrated Test Coupon

- DUT test structures, control, selection logic, switches, and heaters on a single die.

- Requires both:
  - “Mature”, well defined process, for which there is a stable and well-qualified PDK
  - Process featuring more robust transistors than the DUT test structures
ProChek DUT IC

- ProChek DUT IC has an array of DUTs (e.g., transistors, vias) with all terminals padded out.
- Local heaters and temperature measurement diodes are optional.
- One DUT IC typically contains 16 blocks with 8 DUTs of the same type per block.
- On-chip local resistive heating elements can be used to significantly increase degradation rate.
Local Heating Structures

- Polysilicon tracks are used to create a border around each DUT.

- Localized DUT heaters reach maximum temperature in milliseconds. Non-stressed structures do not undergo any damage.

- Current is forced through these resistive elements to heat the area around the DUTs to over 300 °C.

- Infrared camera data from embedded heating test from IBM 8HP test coupon

- Increasing temperatures will reduce EM, SM and BTI test time and cost
# Built-In Test Scenario Descriptions

## Charge to Breakdown – QBD [MOS transistors]
- Gate Current \(I_g\) is measured against Gate Voltage \(V_g\) during a destructive ramp of \(V_g\).
- DUTs are tested until oxide breakdown and device destruction.

## Time-Dependent Dielectric Breakdown – TDDB [MOS transistors]
- \(I_g\) is measured for a DC bias of \(V_g\).
- DUTs are measured at a programmable frequency, duration, and test temperature.

## Hot Carrier Injection – HCI [MOS transistors]
- Drain-Source Current & Voltage \([I_{ds}, V_{ds}]\), and \(I_g\) are measured for a DC Bias or DC sweep of Drain and Gate terminals.
- DUTs are measured at a programmable \(V_{ds}, V_{gs}\) sweep parameters, frequency, duration, and test temperature.
## Bias Temperature Instability – BTI [MOS transistors]

- \( I_{ds}, V_{ds}, I_{g}, \) and Body Current \( [I_b] \) are measured for a DC Bias or DC sweep of Drain and Gate terminals.
- Fast annealing observations are available to capture Fast-BTI effects.
- Tests include Stress phase and Relaxation phase to observe stress accumulation and relaxation.
- DUTs are measured at a programmable \( V_{ds}, V_{gs} \) sweep parameters, frequency, duration, and test temperature.

## Via Electromigration & Stress Migration – VIA EM/SM [vias & metal structures]

- \( V_{ds} \) and \( I_{ds} \) are measured for a DC bias of the Drain-Source terminals.
- DUTs are measured at a programmable frequency, duration, and test temperature.
ProChek Software Interface
Serves to independently validate foundry data

Serves to collect transistor characterization that is more relevant to design goals than the standard test structure data provided by the foundry by supporting using design specific test structures and using design specific operating conditions.

Difference to basic foundry data:
- Different transistor dimensions supported
- Different operating conditions
- Track process and get real data on actual process optimization
- Investigate yield issues
  - Options for yield software “YieldMaxx™”
- Better device binning
## Foundry PDK May Not Be Sufficient

<table>
<thead>
<tr>
<th>Reliability Concerns</th>
<th>Foundry PDK</th>
<th>ProChek</th>
</tr>
</thead>
<tbody>
<tr>
<td>Variations Across Wafers &amp; Lots</td>
<td></td>
<td>■</td>
</tr>
<tr>
<td>Application-specific effects (e.g., temperatures, radiation, biasing, specific geometries)</td>
<td></td>
<td>■</td>
</tr>
<tr>
<td>Physical fabrication effects (e.g., directional, wafer angle)</td>
<td></td>
<td>■</td>
</tr>
<tr>
<td>Random parameter fluctuation simulation data</td>
<td></td>
<td>■</td>
</tr>
</tbody>
</table>

**Graph:**

- **Ids vs Vds**
  - **Measured**
  - **Simulated**

© 2015 - Ridgetop Group & Ridgetop Europe – all rights reserved – copying or distributing without written permission is strictly forbidden
Optional capabilities

- General Instruments “Plug and Play”
- Ring Oscillator evaluation
  - ProChek can drive RO structures oscillator (operating voltage)
  - ProChek can be extended with an instrument to measure RO frequency and perform voltage/frequency analysis.
ProChek Advantages

- Small test platform
  - Replaces rack & stack equipment
- Easy application
- Reliable high precision instruments
- Fast data gathering
- Flexible in use
- Can run full transistor characterization
- Can deal with simple as well as complex test structures
- Supports Yield learning
## ProChek vs. Competition

<table>
<thead>
<tr>
<th>Feature</th>
<th>“Rack &amp; Stack”</th>
<th>Other reliability Characterization Systems</th>
<th>ProChek</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application breadth</td>
<td>Specialized instruments and cabling required.</td>
<td>Specialized optional modules required.</td>
<td>All-inclusive (NBTI, TDBB, HCI, EM/SM)</td>
</tr>
<tr>
<td>Measurement quality</td>
<td>Repeatability difficult.</td>
<td>High quality; lengthy measurement paths.</td>
<td>High quality, easily repeatable.</td>
</tr>
<tr>
<td>Test acceleration</td>
<td>Handful of DUTs in parallel. Requires external ovens or heated chucks.</td>
<td>Moderate number of DUTs. Requires external ovens or heated chucks.</td>
<td>Many hundreds of DUTs per test coupon. One PC supports multiple benchtop units. Embedded heaters.</td>
</tr>
<tr>
<td>Ease of Use</td>
<td>Complicated test development and application. Changeover difficult.</td>
<td>Simplified usage model. Changeover can be difficult.</td>
<td>Highly intuitive usage model. Changeover = unplug one card, replace with another.</td>
</tr>
<tr>
<td>Size &amp; environment</td>
<td>One or more instrument racks + bench. Controlled environment advised.</td>
<td>Multiple instrument racks. Controlled environment needed.</td>
<td>Any lab, fab or office. Size = ~ paperback novel.</td>
</tr>
<tr>
<td>Cost</td>
<td>~$140K acquisition. Hard to maintain.</td>
<td>~$400K acquisition. Moderate maintenance, large floor space.</td>
<td>~$65 acquisition. Minimal maintenance, no floor space.</td>
</tr>
</tbody>
</table>
Additional ProChek Benefits

- Independent characterization of advanced semiconductor processes.
- Characterize non-standard transistor structures (various W/L, enclosed gates, enclosed drains)
- Accelerated characterization of new and existing processes
- Statistically significant and accurate process quality information
- Low total cost of ownership
- Small, portable, and easy to User Interface (UI)
Summary

ProChek

Advanced, dedicated system for fabrication process characterization offering significant advantages to IC designers, process, and reliability engineers.

- Covers reliability concerns of modern nanotechnology processes, including radiation effects (via RadChek)
- Covers qualification needs for new and immature processes
- Significant cost and time savings
Questions?

- Slides and recording of the webinar will be available shortly via an e-mail from Ridgetop.

- E-mail follow-up questions & comments to Dr. Hans Manhaeve at hans.manhaeve@ridgetop.eu

- Please fill out our brief feedback survey at: https://www.surveymonkey.com/r/TMQCNHP
Ridgetop Group, Inc.

- Arizona-based firm, founded in 2000, with focus on electronics for critical applications
- Two divisions: Semiconductor & Precision Instruments (SPI) and Advanced Diagnostics & Prognostics (ADP)
- Technology leader in precision test structures for QA and prognostic applications
- Wide range of commercial and government customers

- Worldwide nanotechnology R&D partners in industry and academia
- Foundation and focus in physics-of-failure for electronic systems

© 2015 - Ridgetop Group & Ridgetop Europe – all rights reserved – copying or distributing without written permission is strictly forbidden
Hans Manhaeve
Ridgetop Europe.
hans.manhaeve@ridgetop.eu